Abstract-The majority of the industrial motor drive systems are equipped with the conventional line-commutated front-end rectifiers and being one of the main sources of harmonics in the power line. While a parallel combination of these drive units elevates current quality issues, a proper arrangement of them can lead to the cancellation of specific harmonics. This paper proposes a new cost-effective harmonic mitigation solution for multidrive systems using a predictive pulse pattern current modulation control strategy. The proposed technique applies suitable interaction among parallel drive units at the rectification stage to synthesize sinusoidal input currents. The input voltage sensing is avoided in order to minimize the number of required sensors, and the grid synchronization also has been implemented based on a common phase-locked loop (PLL) using the dc-link capacitor voltage ripple. Experimental results validate the effectiveness of the proposed strategy.
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I. INTRODUCTION

I
NHERENTswitching behavior of power electronics converters has been witnessed as one of the main reasons for power quality issues. Over the years, vast of harmonic mitigation techniques have been developed and applied in conjunction with the power converters [1] - [4] . Although recent technological progresses in both power semiconductor and digital signal processor (DSP) industries have changed the perception of using the active methods, the total cost and complexity are still the main obstacles in employing the prior-art active harmonic mitigation techniques.
Additionally, passive filtering methods are in effect in many applications [5] - [7] . Despite the fact that they are simple and cost-effective at low power, they are bulky, worsen the system dynamic, and may introduce resonance in the entire power system [7] , [8] . Nevertheless, coping with international standards P. Davari, Y. Yang, and F. Blaabjerg are with the Department of Energy Technology, Aalborg University, 9220 Aalborg, Denmark (e-mail: pda@et.aau.dk; yoy@et.aau.dk; fza@danfoss.com).
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which are continuously getting more strengthened will eventually rule out their effectiveness. Currently, according to the IEC 610003-2&12 Standards [9] , current harmonics and the total harmonic distortion (THD i ) values generated by power electronics systems should be controlled below certain limits. The limits depend on the device specification and short circuit ratio (R sce ) of the system. Three-phase power electronics systems with a new specification (according to IEC 61000-3-12 [9] , Tables IV and V) can even generate more harmonic currents to improve power quality of grids at medium voltage levels. For example, for R sce = 120 and based on Table IV in IEC61000-3-12, THD i and the fifth current harmonic should be below 48% and 40%, respectively [9] .
Nowadays, many industrial drives are equipped with threephase line-commuted rectifiers such as diode rectifiers and silicon-controlled rectifiers (SCRs) with passive filtering due to their simplicity and cost effectiveness. SCRs have revolutionized the course of power electronics technology since the invention of the thyristor on 1957. After the energy crisis of 1973, development of adjustable-speed drive (ASD) systems is rapidly growing by employing SCR-based converters [10] . SCR has been used in many topologies for drive systems such as current source inverter (CSI) and load-commutated inverter (LCI) at both front end and rear end. Also, SCR can be arranged to provide soft starting function [11] , [12] .
As one of the major global electricity consumers, industrial drives are gaining considerable attention due to their high level of input current harmonics generation. Hence, the applied harmonic reduction filtering, mainly based on ac or dc inductor, needs to be improved [7] , [8] , [13] , [14] . This problem becomes significant, when a large number of frequency converters are connected to the point of common coupling (PCC).
In many applications, it is a common practice to employ parallel-connected drive units (e.g., multipump arrangement) as it is exemplified in Fig. 1 . In this situation, the application demand is met using multiple modestly sized motor units rather than one single large unit. Hence, depending on the applied control strategy such as multifollower or multimaster, the load can be shared among the drive units evenly or unevenly, respectively [15] , [16] . The configuration can satisfy partial load conditions more efficiently by keeping majority of the units in standby mode. Furthermore, in order to have a smooth starting and decreasing stress on the electrical and mechanical parts, multidrive configurations are commonly in use. In other words, Fig. 1 . Schematic of a multidrive system applying a pulse pattern current modulation strategy at dc link employing a dc-dc converter.
the multidrive arrangement can improve the system redundancy [15] , [16] .
Although multidrive configuration has many advantages, but as stated earlier, the combination of their nonlinear characteristics can yet deteriorate the grid current quality. However, by implementing a suitable interaction among the rectification stages, it is possible to synthesize sinusoidal input currents with a high quality [17] . This paper thus tackles the aforementioned problems by introducing electronically phase-shifted input currents at each SCR unit. Moreover, a pulse pattern current modulation scheme is employed at the dc-link to further improve the input current quality by mitigating specific low-order harmonics. Fig. 1 illustrates a multidrive system arrangement, where the pulse pattern current modulation is implemented by placing a dc-dc converter at the dc-link following the electronic inductor concept [1] , [2] , [18] - [22] . The basic idea of an electronic inductor is to replace the bulky dc-side inductor with a relatively small inductor, which by incorporation of a dc-dc converter emulates the behavior of an ideal infinite inductor. Furthermore, the performance of the current controller in tracking the preprogrammed switching angles can significantly affect the harmonic mitigation capability of the system. In order to achieve a simple but fast tracking performance, a predictive valley current control (i.e., deadbeat) method has been adopted [23] , [24] . Besides its fast dynamic and simplicity, the deadbeat current control has some limitations, especially when it is applied to an SCR unit. In this paper, those issues with a possible solution have been addressed. Finally, the current modulator is synchronized with the grid based on a common phase-locked loop (PLL) applied to the output voltage ripple. The proposed concept illustrates that the synchronization can be obtained without using any additional sensor and only based on the dc-link capacitor voltage ripple rather than sensing grid voltages.
It is significantly important to highlight that there is no single solution for any power electronics applications and that there are many factors such as quality, reliability, cost, and regulations, which can affect the system design and topology. One of the main aims of this study was to apply an active filtering method as an intermediate circuit to the three-phase line-commutated rectifier systems. This way, no major modifications is required for the systems, which are equipped with the three-phase line-commutated rectifier. Therefore, the proposed current modulation strategy is applied to a single-switch boost topology (i.e., dc-dc converter) operating in continuous conduction mode (CCM). Notably, medium-and high-power drives have SCR circuits in their rectifier side in order to control the inrush current, which is a very reliable and a robust solution. These drives have been used in industry for many years. Therefore, the utilization of SCRs for the proposed topology has no extra cost while they can be used to improve the overall system performance. Considering this situation, the proposed method counterpart harmonic mitigation methods with boost capability, which are applied to the conventional rectifier systems are Δ-rectifier and boost converter operating in discontinuous conduction mode (DCM) [1] . The Δ-rectifier principle is based on phase-modular power factor correction (PFC), meaning that three-phase diode rectifiers with boost converter at their dc links are applied to each phase. Its advantage is ability to significantly improve the input current quality; however, the main drawback of this topology is the presence of high number of power switches, high complexity, and lower efficiency comparing with a single-switch boost converter. The DCM singleswitch boost converter requires three inductors at the ac side of the diode rectifier. More importantly, this topology suffers from the large electromagnetic interference (EMI) filtering effort (i.e., due to the DCM operation) and for effective harmonic mitigation its output voltage should be boosted above 1 kV (i.e., for grid phase voltages of 220 or 230 Vrms) [1] . This paper is structured as follows. Section II describes the proposed harmonic mitigation strategy using a pulse pattern current modulation at the dc link. A modified version of the predictive valley current control method considering the SCR requirement is introduced in Section III. Section IV is dedicated to the proposed grid synchronization technique by analyzing the dc-link capacitor voltage ripple. In Section V, experimental results are presented to substantiate the effectiveness of the proposed strategy. Finally, conclusions are drawn in Section VI.
II. PROPOSED HARMONIC MITIGATION FORMULATION
A. Multilevel Phase-Shifted Currents Fig. 2 demonstrates a possible configuration of pulse pattern phased-shifted currents for five parallel-connected motor drive systems. As it can be seen in Fig. 2 , a multilevel grid current (i g ) has been constructed based on a proper combination of the controlled rectifier (i.e., SCR) input currents for an improved current quality [25] , [26] . Here, following Fig. 1 , each current waveform i sd represents the input current of the corresponding dth motor drive unit applying different firing angles (α fd ) starting with α f 1 = 0
• at the first unit. Notably, the same pulse pattern is applied to each dc-dc converter (see Fig. 2 ). However, in reality the pulse pattern switching angles and the firing angle (α fd ) of each unit could be different. The situation highly depends on the application requirements, such as: 1) number of the connected motor drive systems (d); 2) input current total harmonic distortion (THD i ); 3) input current displacement factor (cos(ϕ)); 4) eliminating specific harmonic order/s; 5) load profile of each motor drive unit. Taking into account the above requirements, multitude transcendental equations with unknown variables can be formed, which will result in a set of complicated nonlinear equations. However, the requirement can be easily met by applying an optimization algorithm, which will be addressed Section II-C.
B. Pulse Pattern Modulation
In order to better understand the essence of the applied harmonic mitigation method, the harmonic distribution of the current modulation method need to be analyzed. The current modulation method is based on the calculation of a preprogrammed switching pattern for the dc-link current to achieve elimination of those specific harmonics in the grid currents [19] , [20] . In this approach, a dc-link current modulation scheme i sd is generated by adding or subtracting the phase-displaced current levels. Fig. 3 illustrates the principle of this modulation scheme (i sd = u 0 + u 1 − u 2 ), where the modulation patterns are synchronized in respect to the grid phase voltage (e.g., v aN ) for simplicity.
As it is shown in Fig. 3 , the new modulation signal i sd consists of flat signals u 0 , u 1 , and u 2 with a conduction angle of β 0 (120 o ), β 1 , and β 2 ; a phase shift of α 0 , α 1 , and α 2 ; and a magnitude of m 0 , m 1 , and m 2 , respectively. Hence, following the Fourier series, the harmonic components of the flat modulation signals (i.e., u 0 , u 1 , and u 2 ) can be expressed as the Fourier coefficients that are given by
Subsequently, according to the superposition principle and Fig. 3 , the harmonic components (i h sd (t)) of the modulation signal (i.e., i sd ) can be obtained as
As a result, the h-order harmonic magnitude (I h sd ) of the resultant dc-link modulation scheme can be expressed as
Hereafter, it is possible to achieve harmonic cancellation by solving I h sd = 0(h = 1) and I 1 sd = M , with M being the desired modulation index. However, it should be noted that up to two low-order harmonics (e.g, h = 7 and h = 13) in a single drive system can be cancelled out using the current modulation technique, since the following conditions should hold:
Applying these conditions will guarantee that the input currents in a three-phase system are free of even-and triple-order harmonics. It is worth mentioning that the shortcoming of considering these conditions for the employed current modulation technique is the inability of targeting both the fifth-order and the seventh-order harmonics for cancellation at the same time. The solution for eliminating the fifth-order harmonic (I 5 sd = 0) assuming a firing angle α f = 0 (α 0 = 30
• ) is achievable when 60
• < α 1 < 90
• while applying same situation, the solution for eliminating the seventh-order harmonic is obtainable when 34
• . This clearly shows that the solution for the fifth-order and the seventh-order harmonics does not have any overlap.
Yet, it can be observed in Fig. 2 that applying multiple signals with adjustable firing angles in the new modulation scheme can obtain further reduction of certain harmonics beyond the solely two low-order harmonics (e.g., h = 7 and h = 13). In that case, the resultant total harmonics of the grid current (i h g,abc (t)) for d parallel-connected drives will become
C. Optimizing the Modulation
The earlier analysis illustrates the impact on the input current harmonics by selecting proper modulation parameters (e.g., m i , α I , and α fd ) for the modulation scheme. A suitable solution with high flexibility (i.e., application requirements) can be obtained through an optimization process. The following demonstrates the harmonic optimization solution considering the maximum allowable harmonic level defined by the application or by the grid code. In other words, instead of fully nullifying the distortions, the harmonics could be reduced to acceptable levels by adding suitable constraints (L h ). Then, an optimization problem (Obj h ) that searches a set of α i , m i , and α fd values over the allowable intervals can be defined as [27] ⎧
Following (7), an objective function F ob j has to be formed to minimize the error. The objective function plays an important role in leading the optimization algorithm to a suitable solution set and is calculated as
implying that F ob j is formed based on a squared error with more flexibility by adding constant weight values (w h ) to each squared error function in order to prioritize different objectives (e.g., THD i ). Notably, apart from the optimization constraint L h , the conditions on switching angles (5) has to be included as well in order to ensure a proper rectification operation.
It should be noted that the performance of harmonic reduction is dependent on the loading conditions (i.e., output power ratio) of drive units. For instance, in the case of two drive units, the maximum harmonic reduction can be attained when both rectifier units draw equal level of current from the grid. The reason behind this issue is the dependency of the SCR unit rectified voltage on the firing angle. Considering the firing angle of the first unit equal to zero α f = 0 (e.g., using a diode rectifier), the average rectified voltage of both units can be given as
where V rec 1 and V rec 2 are the average rectified voltages of the first unit (e.g., diode rectifier) and the second unit (SCR), respectively. Therefore, as the firing angle increases, the average voltage reduces and in return the boost converter draw more current in order to adjust the output voltage at a constant value. Now, ignoring the power losses on the dc-dc converters at the dc-link, following can be obtained:
with P o1 and P o2 being the output power of the first and second units, and I o 1 and I o 2 being the average output current of each rectifier. Substituting (9) into (10) gives the condition that makes both rectifiers draw equal current levels (i.e., I L 1 = I L 2 )
Therefore, as long as the earlier condition holds, the maximum harmonic elimination can be obtained. However, depending on the application, each drive unit may run at different power conditions. Generally, the multidrive applications can be divided into two different types. The first type is the one where the load is shared between multiple drives such as multipump applications [16] . In this situation, normally the load is equally shared between the drives (i.e., multifollower control [16] ), and therefore, the harmonic reduction performance of the system will not be affected significantly. In the second type, the drives operate independently and having different loading conditions at each rectifier units, resulting in unequal input current levels and consequently incomplete cancellation of the harmonics of interest. Therefore, to achieve the maximum harmonic reduction, the loading condition of (11) should be included in the optimization process (7) which leads to different optimized parameters for each operating points and can be applied using a lookup table. Notably, applying different parameters corresponding with their operating points require having a communication between drive units. In Section V, the harmonic performance of the system is simulated when drives have different loading conditions. Fig. 4 illustrates the control structure of the implemented setup for multiparallel connected rectifier systems, where resistive loads have been considered instead of motors as load. In order to control the dc-link current shape and magnitude following the applied modulation scheme, a boost converter topology has been selected as the dc-dc converter in Fig. 1 . The adopted boost converter can not only perform the desired current modulation scheme but has also the advantage of boosting the output dc voltage to a suitable level, when it is fed into an inverter. Furthermore, the proportional-integral (PI) controller parameters need to be selected in order to have a suitable dynamic response by looking into the boost converter transfer function and the loading conditions. This has been well studied in the literature [28] , [29] . The performance of the system in harmonic mitigation can significantly be affected by the current controller tracking capability. Hence, a fast current controller such as hysteresis controller is a good candidate for such applications. However, beyond its simplicity, digital implementation of hysteresis controller requires high sampling frequency [30] . Moreover, it has a variable switching frequency nature. Alternatively, a predictive current control strategy with a fixed switching frequency can be employed. Vast development of predictive current control strategies emphasizes the high performance possibilities of this control technique [23] , [24] , [30] - [33] . In this paper, a simple predictive valley current control is employed to effectively follow the precalculated switching angles for harmonic elimination.
III. PREDICTIVE CURRENT CONTROL
A. Valley Current Control
The predictive valley current control strategy is a well-known control strategy, which has been applied for multitude applications (e.g., PFC circuits) [23] , [24] . The controller uses trailing edge modulation, and it is based on the sampled inductor current, output voltage, and input rectified voltage. Following Fig. 4 and assuming 
, finding the sampled inductor current as a function of the previous sampled value can be expressed as [23] i Ld The predicted duty cycle now can be found by rearranging (12) as
B. Compensation
The calculated control law in (13) has been made on an assumption that the rectified voltage is slowly varying compared to the sampling time so that it can be considered constant between two samples [23] , [24] . However, this assumption cannot hold when it comes to the rectified voltage of the SCR unit. Fig. 5 illustrates the rectified voltage of an SCR unit for different values of firing angle (α f ). As it can be seen when α f > 0
• , there is a sudden change in the v rec 2 [n − 1] and v rec 2 [n] at the point of commutation. Therefore, applying (13) in this condition will result in an unstable situation, as at the point of commutation the two consecutive rectified voltage samples cannot be considered to be constant. The ac ripple (Δv rec d ) of the rectified voltage which increases correspondingly with the increase of firing angle suddenly appears across the inductor forcing the current to ramp up (i.e., spikes appear) that deteriorates the current. The imposed voltage change can be expressed as
Fig. 6 exemplifies the inductor current (i Ld ) when the firing angle is selected as α f = 30
• , where the commutation happens at the [n − 1]th sample. As it can be seen, applying (13) results in an unstable situation (dashed line). Which is due to inherent twosample delay presented in the control law (13) , and therefore, the duty cycle at the [n − 1]th sample (D d [n]) will not include the effect of the rectified voltage change for the next two samples. It is at the D d [n + 2] where the increased rectified voltage has been included in the predicted duty cycle, which results in an increase of turn-off time. However, since the imposed change is quite large, the controller cannot maintain its performance in the next two samples. Notably, for the smaller firing angles, the inductor current can reach the reference current in a fewer sampling points. Following the earlier discussion, the sudden voltage change at the commutation point cannot be treated as a random small perturbation. Therefore, prior-art compensation techniques are not applicable especially for large firing angles. One solution is to apply a variable switching frequency current control method such as hysteresis control. In order to prevent from a variable switching frequency with a high sampling rate, this paper aims at employing a simple modified version of the valley predictive control.
The proposed solution is based on enabling the controller to observe two samples ahead of the rectified voltage. Therefore, by using an estimation of the rectified voltage (v rec estd ) and considering that the two consecutive rectified voltage samples are not equal the control law in (13) can be rewritten as
Fig. 6 also illustrates the compensated inductor current (bold line) applying (15) . As it can be seen, at the [n − 1]th sample the controller is adapted with the voltage change by reducing the turn-on time. The estimated voltage v rec estd can be made based on the calculated phase angle for the PLL. Employing a PLL is mandatory since the modulated current has to be synchronized with the grid. Therefore, the estimated rectified voltage is generated within the controller as
with θ = θ + Δθ + 30
• where V ph is the root-mean-square (RMS) value of the grid phase voltage, θ is the PLL calculated angular frequency, and θ is the compensated angular frequency. In (16), Δθis the shifted samples, which is given as
with f g being the grid frequency, f sw -being the sampling frequency (here also switching frequency), and n being the number of the shifting samples.
IV. GRID SYNCHRONIZATION USING OUTPUT VOLTAGE RIPPLE
The modulated current of each unit has to be synchronized with the grid voltage. Generally, the grid synchronization in three-phase systems is performed by employing a PLL system based on the synchronous reference frame [34] - [36] . This requires three voltage sensors to measure three-phase voltages. In this paper, in order to come with a cost-effective system, no additional sensor has been employed for the grid synchronization. The proposed method is based on measuring the output voltage of the dc-dc converter, which as discussed in the previous section has a voltage sensor for the voltage control objective. Hence, in order to illustrate the proposed synchronization concept, the voltage ripple across the dc-link capacitor is firstly analyzed.
A. DC-Link Capacitor Voltage Ripple
Here, the ripple voltage calculation has been conducted based on calculating the input instantaneous power as
For simplicity, the input power is calculated for the first rectifier unit by setting α 0 = 30
• (α f = 0 o , e.g., diode rectifier). Doing so, a simplified form of (3) 
When using trigonometric identities, the total instantaneous input power (p h in (t)) can be given as
Now, finding the input instantaneous power for the first five harmonic orders (h = 1, 5, 7, 11, 13) gives
Considering the earlier equations and defining a new harmonic order (k = 6, 12, 18, . . .) shows that each load current harmonic k produces harmonics k − 1 and k + 1 on the input current. Therefore, (22) can be rewritten as follows:
with c k 1 being the Fourier coefficients that can be calculated as c
Equation (24) depicts that the input instantaneous power is the sum of an active power plus a pulsating power with the frequency starting from six times of the line frequency. In order to estimate the output voltage ripple, the instantaneous output power can be calculated as [37] 
Notably, the power associated with the ripple voltage and ripple current is neglected. Assuming a lossless system with a high switching frequency, the instantaneous input power is approximately equal to the output power
Solving the earlier equation gives the ripple voltage
The earlier equation shows that the fundamental frequency of the output voltage ripple is six times of the line frequency including the initial phase voltage (θ v ). Notably, (28) can be used in sizing the dc-link capacitor considering the desired output ripple voltage.
B. Applying PLL Using the Ripple Voltage
It is known that the output ripple voltage of (28) contains information regarding the line frequency and initial phase. Thus, a PLL using the ripple voltage can extract the information for synchronization. In this paper, since it is assumed that the multidrive configurations are placed close to each other so only a PLL on the first unit senses the output voltage. Then, it will generate a synchronization signal for the rest of the units. Fig. 7 shows the structure of the implemented PLL. As it can be seen, the PLL at the first unit is based on a Second Order Generalized Integrator (SOGI) [34] - [36] . The SOGI generates a clean sinusoidal signal with the same frequency and phase of the input voltage. The generated sinusoidal waveform before feeding to the PLL block is changed to a pulse waveform with the amplitude between 0 and 1 using a comparator. The reason behind this is because it can easily be sent to other digitalcontrolled units for the synchronization. Second, the PLL parameters can simply be tuned as the input voltage amplitude is normalized to be 1 [36] .
Here, ω c is the initial angular frequency (2πf g ) and K f is the filtering factor. The PI controller of the PLL can be set as a function of the settling time as [36] 
where t s is the settling time and ξ is the damping factor.
V. RESULTS
In order to verify the effectiveness of the proposed harmonic mitigation method along with the applied current modulation scheme, different experiments and simulations have been conducted. As stated before, since the firing angle of the first rectifier unit is always zero α f = 0 (α 0 = 30
• ), a three-phase diode rectifier which resembles an SCR unit with α f = 0 has been selected. The multirectifier system parameters are listed in Table I . The grid impedance has been set using a grid simulator. 
In practice, to avoid SCR unit failure and reduce the overvoltage to a reasonable limit an RC snubber branch is connected across each thyristor. However, the presence of the snubber circuit causes significant current spikes. In order to damp the current spikes, small ac-side inductors are placed in series prior to the SCR unit. Fig. 8 shows the prototype of the multirectifier units following the system structure shown in Fig. 4 with the employed module as summarized in Table II . In order to obtain different objectives, a MATLAB function "fmincon" has been used for optimization of the angles. First, to better understand the concept of the proposed harmonic mitigation technique, two low-order harmonics of 7th and 11th have been targeted in a rectifier system by setting the corresponding limits in (7) equal to zero. The measured input currents along with the harmonics distribution are shown in 9 . The presence of the grid impedance can be explained as the main reason that the targeted harmonic orders are not fully nullified. As it can be seen, the 7th and 11th harmonics are significantly reduced while in return the 5th harmonic is increased. If the same current shape is applied to another rectifier unit connected in parallel but with a phase shift of α f = 36
• , it will generate the 5th harmonic with 180 o (5 × 36 • ) phase shift in respect to the first unit. Therefore, the first three low-order harmonics of 5th, 7th, and 11th will be reduced. Fig. 10 shows the experimental results for two parallel-connected units where the THD ig of the grid current is reduced to 10.5%.
In order to demonstrate the effect of the applied compensation method discussed in Section III-B, the same situation as mentioned earlier was applied but without any compensation. As it can be seen in Fig. 11 , since the predictive controller cannot see the sudden voltage change at the point of commutation, the current has a high rise which deteriorate the current harmonic distribution (THD ig = 35.6%).
Nevertheless, reducing the first three or four low-order harmonics is generally demanded, but depending on the application requirement or grid code recommendations, different harmonic distributions would be required. In order to further examine the proposed harmonic mitigation technique, the 5th-, 7th-, 11th-, and 13th-order harmonics of the input current (i g ) have been targeted to be less than 5% using the optimization given in (7) and (8) . As Fig. 12(a) illustrates, although the first four low-order harmonics are controlled to be below 5%, the overall THD ig = 11% has been slightly increased in comparison with Fig. 10 . Moreover, Fig. 12(b) shows the measured rectified and output voltages of both units. Notably, the amplitude of the output voltage ripple can be adjusted according to (29) . Figs. 10 and 12(a) illustrate the possibility to improve the grid current quality for different objectives. However, selecting the firing angle of above 30 o will result in having a power factor (PF) of less than 0.95. In order to further demonstrate the flexibility of the proposed approach, another test has been carried out where PF in addition to THD ig has been included in the optimization process. Fig. 13 presents the results, which show that increasing the PF has adversely affected the THD ig . Although a trade-off among different demands is inevitable, this effect can be reduced by increasing the number of connected drive units. However, this is out of the scope of this paper.
In general, the experimental results have illustrated that with the compensation method, the controller can maintain its performance even when the firing angle increases. The results have shown that the inductor current ramps down for a small portion of the time. In fact, the predictive controller observes more than two samples ahead of the input voltage, and therefore, it starts to increase the turn-off time slightly sooner that it should be. This is due to the presence of small errors always appearing as a result of discretization. Increasing the sampling frequency can resolve this issue as it increases the estimated voltage resolution. Nevertheless, the measured harmonic distribution have depicted that with the proposed compensation method, the desirable objectives can be achieved. Table III further summarizes the detailed harmonic contents of the conducted test results along with their corresponding phase-shift angle and pre-calculated parameters for the applied current modulation at the dc link.
Finally, as it is mentioned in Section II, the loading condition of drive units can affect the harmonic performance of the system. Here, the second case of harmonic reduction [see Fig. 12(a) ] is considered. Assuming that each drive unit can be operated from 50% up to 100% of its rated power, the power ratio between the rectifier units P o1 /P o2 can change in the range of 0.5 to 2. Fig. 14 illustrates the obtained simulation results. As it can be seen, two different situations are considered. First, the optimized parameters are applied under ideal condition (both units draw equal level of currents) as in Table III . Second, the parameters are optimized regarding to each operating point (i.e., power ratio). As it can be seen from Fig. 14 , the maximum THD ig of 18.25% is obtained when the phase-shifted unit (second unit) is operating at higher power level and the minimum THD ig is obtained when both units draw equal current level from the grid (P o1 /P o2 = 1.3). Notably, the output power increase of the first unit does not significantly affect the THD ig . Moreover, for applications where the load is equally shared between units (P o1 /P o2 = 1) THD ig is slightly changed (0.6%). Finally, the effect of applying optimized parameters at each operating point (i.e., including (11) in the optimization process) is illustrated as well. For instance, applying optimization for each operating point can effectively improve the THD ig of 18.25% (when P o1 /P o2 = 0.5) down to 15.4%. Therefore, for the applications where the power is not equally shared among the drives pre-programmed optimized parameters can be included as a lookup table and applied to each drive unit. Notably, for this case having a communication between drives is mandatory.
VI. CONCLUSION
This paper has proposed a new harmonic mitigation methodology suitable for multi drive systems. It has been shown that by phase-shifting rectifiers input currents along with a pulse pattern current modulation scheme at the dc-link can improve the input current quality significantly. A modified predictive current controller in tracking pre-estimated switching angles have been carried out in this paper. In addition, a cost-effective system is implemented, which avoids sensing the input voltage and line voltage for the predictive controller and the PLL, respectively. The experimental results have verified that the proposed method can effectively reduce low-order harmonics. Moreover, the flexibility of the proposed concept can be extended by increasing the number of connected units and modulating the dc-link current with a higher number of levels. 
